

PAGE	CONTENTS
1	INDEX
2	BLOCK DIAGRAM
3	POWER DELIVERY
4	CHANGE LIST
5	CPU PCIEX16/DMI
6	CPU DDR CHANNEL A
7	CPU DDR CHANNEL B
8	CPU MISC
9	CPU POWER
10	CPU GND
11	DDR3 DIMMA1
12	DDR3 DIMMB1
13	PCH DMI/PCIE/USB
14	PCH CLINK/SATA/CPU HOST
15	PCH HDA/SPI/MISC
16	PCH LPC/DP/USB3/UART
17	PCH CLOCK BUFFER
18	PCH POWER
19	PCH GND
20	PCIEX16/X1*2 SLOT
21	RTD2168 EDP to VGA
22	DVI CONNECTOR
23	SIO IT8613E
24	SATA CONN
25	REAR USB
26	FRONT USB
27	LAN RTL8111H/8107E
28	AUDIO CODEC ALC887
29	AUDIO CONNECTOR
30	ACPI POWER
31	MEMORY DC-DC
32	V_1P0_PCH
33	RESUME RESET LOGIC
34	SUPERIO PS2/COM
35	FAN
36	24PIN CONN & FP
37	SPI ROM/RTC CRYSTAL/BAT
38	VCCIO/VCCSA DC-DC
39	RT3606 DC-DC CONVERTE
40	RT3606_VCORE_PHASE
41	RT3606_VGT_PHASE
42	BOM

IH11K-MHS VER 6.0

CPU:

Intel Skylake S 42 in LGA1151 Package 95W

System Chipset:

SPT-H PCH

Main Memory:

Dual Channel/DDR-III*2(Max 16GB) 1066/1333/1600

Onboard Device:

Super I/O:IT8613E

LAN:Realtek 8111H

HD Codec:ALC887

Power solution:

CPU Voltage Regulators:3phase by RT3606

high 1 Low 1 OV by RT3606

DDR Voltage Regulators:1Phase by UP1514

high 1 Low 1 OV by IT8613E

Expansion Slots:

PCI EXPRESS 16X SLOT *1

PCI EXPRESS 1X SLOT *2

REAR IO:

PS/2 PORT

DVI Port

VGA Port

USB3.0 PORT *2

Gb RJ-45 +2 layer USB3.0 Ports

Audio Jackets (3 PORT)

Front I/O:

SATA3 *6

USB 2.0 Header * 2

Serial header


USB 3.0 Header * 1

Front Audio Header

CPU FAN *1

System FAN *1

◇BIOSTAR'S PROPRIETARY INFORMATION◇
◇Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.◇

		映泰股份有限公司 BIOSTAR GROUP	
Title INDEX			
Size B	Document Number IH11K-MHS		Rev 6.0
Date:	Thursday, November 26, 2015	Sheet 1	of 42




Table 1-1. Skylake Processor Lines

Processor Line	Package	Base TDP	Processor IA Cores	Maximum Graphics Configuration	On Package Cache	Platform Type
Y-processor line	BGA1515	4W	2	GT2	N/A	1-Chip
U-processor line	BGA1356	15W	2	GT2	N/A	1-Chip
		15,28W		GT3	64 MB	
H-processor line	BGA1440	35,45W	4	GT2	N/A	2-Chip
		45W	4	GT4	128 MB	
S-processor line	LGA1151	35,65W	2	GT2	N/A	2-Chip
		35,65,95W	4	GT2	N/A	
		35,65W	4	GT4	64 MB	

◇BIOSTAR'S PROPRIETARY INFORMATION◇
◇Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.◇




映泰股份有限公司
BIOSTAR GROUP

Title: **BLOCK DIAGRAM**
Size: B Document Number: **IH11K-MHS** Rev: 6.0
Date: Thursday, November 26, 2015 Sheet: 2 of 42

<https://vinafix.com/>

Vinafix.com



映泰股份有限公司

BIOSTAR GROUP

Title

POWER DELIVERY

Size

Document Number

Rev

B

IH11K-MHS

6.0

Date:

Thursday, November 26, 2015

Sheet

3

of

42

1

1.VER0.60:REMOVE SATA EXPRESS CONN(PAGE14/16/17/24)

2.VER0.60:REMOVE Hi-Fi FUNCTION(PAGE23/28/29)

3.VER0.60:CHANGE CPU POWER CONN TO 2*2(PAGE39)

4.VER0.60:NEW ADD COLAY FOR V_SA_IO(PAGE38)

5.VER0.6:COST DOWN(POWER_JUSB1 COLAY POWER_JUSB2) (PAGE26)

6.VER0.6:COST DOWN(REMOVE CT6) (PAGE26)

7.VER0.6:COST DOWN(MODIFY F6/GF3 SIZE) (PAGE21/34)

8.VER0.6:COST DOWN(MODIFY MC36 SIZE) (PAGE11)

9.VER0.6:COST DOWN(MCT2/3/CT11 CHANGE TO 560UF) (PAGE31/32)

10.VER0.6:COST DOWN(MC38 /NI) (PAGE11)

11.VER0.6:COST DOWN(YC23 /NI) (PAGE18)

12.VER0.6:COST DOWN(YC16/17/21 /NI) (PAGE18)

13.VER0.6:COST DOWN(LC18/MC5/6 CHANGE TO 10UF 0603 SIZE) (PAGE11/27)

14.VER0.6:COST DOWN(PC155 CHANGE TO 10UF 0603 SIZE) (PAGE39)

15.VER0.6:COST DOWN(C165/MC9 CHANGE TO 1UF 0805 SIZE) (PAGE31/38)

16.VER0.6:COST DOWN(YC11/26 /NI) (PAGE18)

17.VER0.6:COST DOWN(CHANGE TO RN 8P4R) (PAGE17)

18.VER0.6:ATXPG MODIFY(PAGE23/36)

19.VER0.6:COST DOWN(PAGE33)

20.VER0.6:COST DOWN(2N7002 CHANGE TO 2N3904) (PAGE30/33/39)

21.VER0.6:COST DOWN(SHORT 0402) (PAGE8/11/12/16/19/23/33/39)

22.VER0.6:COST DOWN(SHORT 0805) (PAGE18/37/39/40)

23.VER0.6:COST DOWN(BEAD COLAY) (PAGE29)

24.VER0.6:COST DOWN(CPU PWM CHANHE TO RT3606) (PAGE39/40/41)

25.VER0.6:COST DOWN(POWER_JUSB4/POWER_JUSB5 COLAY) (PAGE25/34)

26.VER0.6:MIC MODIFY BY KEVIN(PAGE28)

27.VER0.6:ACPI MODIFY BY KEVIN(PAGE30)

28.VER0.6:IO MODIFY BY KEVIN(PAGE23/27)

29.VER0.6:V_SA_IO MODIFY BY KEVIN(PAGE38)

30.VER0.65:PCIECLKRQ2# MODIFY(PAGE17)

31.VER0.65:PU1 core power change to +12V(PAGE39)

32.VER0.65:SET2_3606 MODIFY(PAGE39)

33.VER0.65:PWM FAE MODIFY(PAGE40/41)

34.VER0.65:IO MODIFY BY PETER(PAGE23)

35.VER0.65:DDR4_DRAMRST_N MODIFY BY PETER(PAGE11)


36.VER0.65:NEW ADD SATA CONN(PAGE14/24)


37.VER0.65:NEW ADD 100UF COLAY CAP(PAGE30/31/32)

38.VER6.0:NEW ADD 100UF AUDIO CAP(PAGE28)

<https://vinafix.com/>


◇BIOSTAR'S PROPRIETARY INFORMATION◆
◇Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/orcriminal penalties.◆

 映泰股份有限公司 BIOSTAR GROUP		
Title CHANGELIST		
Size B	Document Number IH11K-MHS	Rev 6.0
Date:	Thursday, November 26, 2015	Sheet 4 of 42



DVI PORT

EDP to VGA



◇BIOSTAR'S PROPRIETARY INFORMATION◇

◇Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.◇



映泰股份有限公司
BIOSTAR GROUP

Title CPU PCIEX16/DMI/FDI
Size B Document Number IH11K-MHS Rev 6.0
Date: Thursday, November 26, 2015 Sheet 5 of 42

12 M_DATA_B[0..63] <<< M_DATA_B[0..63]

M_DATA_B0 AD34
M_DATA_B1 AD35
M_DATA_B2 AG35
M_DATA_B3 AH35
M_DATA_B4 AE35
M_DATA_B5 AE34
M_DATA_B6 AG34
M_DATA_B7 AH34
M_DATA_B8 AK35
M_DATA_B9 AL35
M_DATA_B10 AK32
M_DATA_B11 AL32
M_DATA_B12 AK34
M_DATA_B13 AL34
M_DATA_B14 AK31
M_DATA_B15 AL31
M_DATA_B16 AP35
M_DATA_B17 AN35
M_DATA_B18 AN32
M_DATA_B19 AP32
M_DATA_B20 AN34
M_DATA_B21 AP34
M_DATA_B22 AN31
M_DATA_B23 AP31
M_DATA_B24 AL29
M_DATA_B25 AM29
M_DATA_B26 AP29
M_DATA_B27 AR29
M_DATA_B28 AM28
M_DATA_B29 AL28
M_DATA_B30 AP28
M_DATA_B31 AP28
M_DATA_B32 AR12
M_DATA_B33 AP12
M_DATA_B34 AM13
M_DATA_B35 AL13
M_DATA_B36 AR13
M_DATA_B37 AP13
M_DATA_B38 AM12
M_DATA_B39 AL12
M_DATA_B40 AP10
M_DATA_B41 AR10
M_DATA_B42 AR7
M_DATA_B43 AP7
M_DATA_B44 AR9
M_DATA_B45 AP9
M_DATA_B46 AR6
M_DATA_B47 AP6
M_DATA_B48 AM10
M_DATA_B49 AL10
M_DATA_B50 AM7
M_DATA_B51 AL7
M_DATA_B52 AM9
M_DATA_B53 AL9
M_DATA_B54 AM6
M_DATA_B55 AL6
M_DATA_B56 AJ6
M_DATA_B57 AJ7
M_DATA_B58 AE6
M_DATA_B59 AE7
M_DATA_B60 AH7
M_DATA_B61 AH6
M_DATA_B62 AE7
M_DATA_B63 AE6
AR25
AR26
AM26
AM25
AP26
AP25
AL25
AL26
DDR1_ECC[0]
DDR1_ECC[1]
DDR1_ECC[2]
DDR1_ECC[3]
DDR1_ECC[4]
DDR1_ECC[5]
DDR1_ECC[6]
DDR1_ECC[7]

CPU1B

BIOSTAR-D
SKYLAKE-S
Rev:0.7

DDR CHANNEL B

DDR1_DQ[0]/DDR0_DQ[16]
DDR1_DQ[1]/DDR0_DQ[17]
DDR1_DQ[2]/DDR0_DQ[18]
DDR1_DQ[3]/DDR0_DQ[19]
DDR1_DQ[4]/DDR0_DQ[20]
DDR1_DQ[5]/DDR0_DQ[21]
DDR1_DQ[6]/DDR0_DQ[22]
DDR1_DQ[7]/DDR0_DQ[23]
DDR1_DQ[8]/DDR0_DQ[24]
DDR1_DQ[9]/DDR0_DQ[25]
DDR1_DQ[10]/DDR0_DQ[26]
DDR1_DQ[11]/DDR0_DQ[27]
DDR1_DQ[12]/DDR0_DQ[28]
DDR1_DQ[13]/DDR0_DQ[29]
DDR1_DQ[14]/DDR0_DQ[30]
DDR1_DQ[15]/DDR0_DQ[31]
DDR1_DQ[16]/DDR0_DQ[48]
DDR1_DQ[17]/DDR0_DQ[49]
DDR1_DQ[18]/DDR0_DQ[50]
DDR1_DQ[19]/DDR0_DQ[51]
DDR1_DQ[20]/DDR0_DQ[52]
DDR1_DQ[21]/DDR0_DQ[53]
DDR1_DQ[22]/DDR0_DQ[54]
DDR1_DQ[23]/DDR0_DQ[55]
DDR1_DQ[24]/DDR0_DQ[56]
DDR1_DQ[25]/DDR0_DQ[57]
DDR1_DQ[26]/DDR0_DQ[58]
DDR1_DQ[27]/DDR0_DQ[59]
DDR1_DQ[28]/DDR0_DQ[60]
DDR1_DQ[29]/DDR0_DQ[61]
DDR1_DQ[30]/DDR0_DQ[62]
DDR1_DQ[31]/DDR0_DQ[63]
DDR1_DQ[32]/DDR1_DQ[16]
DDR1_DQ[33]/DDR1_DQ[17]
DDR1_DQ[34]/DDR1_DQ[18]
DDR1_DQ[35]/DDR1_DQ[19]
DDR1_DQ[36]/DDR1_DQ[20]
DDR1_DQ[37]/DDR1_DQ[21]
DDR1_DQ[38]/DDR1_DQ[22]
DDR1_DQ[39]/DDR1_DQ[23]
DDR1_DQ[40]/DDR1_DQ[24]
DDR1_DQ[41]/DDR1_DQ[25]
DDR1_DQ[42]/DDR1_DQ[26]
DDR1_DQ[43]/DDR1_DQ[27]
DDR1_DQ[44]/DDR1_DQ[28]
DDR1_DQ[45]/DDR1_DQ[29]
DDR1_DQ[46]/DDR1_DQ[30]
DDR1_DQ[47]/DDR1_DQ[31]
DDR1_DQ[48]
DDR1_DQ[49]
DDR1_DQ[50]
DDR1_DQ[51]
DDR1_DQ[52]
DDR1_DQ[53]
DDR1_DQ[54]
DDR1_DQ[55]
DDR1_DQ[56]
DDR1_DQ[57]
DDR1_DQ[58]
DDR1_DQ[59]
DDR1_DQ[60]
DDR1_DQ[61]
DDR1_DQ[62]
DDR1_DQ[63]
DDR1_ECC[0]
DDR1_ECC[1]
DDR1_ECC[2]
DDR1_ECC[3]
DDR1_ECC[4]
DDR1_ECC[5]
DDR1_ECC[6]
DDR1_ECC[7]

LGA 1151 SOCKET

2 OF 12

DDR1_CKP[0]
DDR1_CKN[0]
DDR1_CKP[1]
DDR1_CKN[1]
DDR1_CKP[2]
DDR1_CKN[2]
DDR1_CKP[3]
DDR1_CKN[3]
DDR1_CKE[0]
DDR1_CKE[1]
DDR1_CKE[2]
DDR1_CKE[3]
DDR1_CS#[0]
DDR1_CS#[1]
DDR1_CS#[2]
DDR1_CS#[3]
DDR1_ODT[0]
DDR1_ODT[1]
DDR1_ODT[2]
DDR1_ODT[3]

DDR1_RAS#/DDR1_CAB[3]/DDR1_MA[16]
DDR1_WE#/DDR1_CAB[2]/DDR1_MA[14]
DDR1_CAS#/DDR1_CAB[1]/DDR1_MA[15]

DDR1_BA[0]/DDR1_CAB[4]/DDR1_BA[0]
DDR1_BA[1]/DDR1_CAB[6]/DDR1_BA[1]
DDR1_BA[2]/DDR1_CAA[5]/DDR1_BG[0]

DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0]
DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[1]
DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[2]

DDR1_MA[3]
DDR1_MA[4]

DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5]
DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6]
DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[7]
DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[8]
DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[9]
DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10]
DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[11]
DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[12]
DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[13]
DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1]
DDR1_MA[15]/DDR1_CAA[8]/DDR1_ACT#

DDR1_PAR
DDR1_ALERT#

DDR1_DQSN[0]/DDR0_DQSN[2]
DDR1_DQSN[1]/DDR0_DQSN[3]
DDR1_DQSN[2]/DDR0_DQSN[6]
DDR1_DQSN[3]/DDR0_DQSN[7]
DDR1_DQSN[4]/DDR1_DQSN[2]
DDR1_DQSN[5]/DDR1_DQSN[3]
DDR1_DQSN[6]
DDR1_DQSN[7]
DDR1_DQSP[0]/DDR0_DQSP[2]
DDR1_DQSP[1]/DDR0_DQSP[3]
DDR1_DQSP[2]/DDR0_DQSP[6]
DDR1_DQSP[3]/DDR0_DQSP[7]
DDR1_DQSP[4]/DDR1_DQSP[2]
DDR1_DQSP[5]/DDR1_DQSP[3]
DDR1_DQSP[6]
DDR1_DQSP[7]
DDR1_DQSP[8]
DDR1_DQSN[8]

DDR_VREF_CA
DDR0_VREF_DQ
DDR1_VREF_DQ

AM20 >>> CK_M_CH1_0_DP 12
AM21 >>> CK_M_CH1_0_DN 12
AP22 >>> CK_M_CH1_1_DP 12
AP21 >>> CK_M_CH1_1_DN 12
AN20
AN21
AP19
AP20
AY29 >>> M_SCKE_B0 12
AV29 >>> M_SCKE_B1 12
AW29
AU29

AP17 >>> M_SCS_B_N0 12
AN15 >>> M_SCS_B_N1 12
AN17
AM15

AL16 >>> M_ODT_B0 12
AL16 >>> M_ODT_B1 12
AP15
AL15

AN18 M MAA_B16 >>> M_MAA_B[0..16] 12
AL17 M MAA_B14
AP16 M MAA_B15

AL18 >>> M_SBS_B0 12
AM18 >>> M_SBS_B1 12
AW28 >>> M_BG_CH1_0 12

AL19 M MAA_B0 >>> M_MAA_B[0..16] 12
AL22 M MAA_B1
AM22 M MAA_B2
AM23 M MAA_B3
AP23 M MAA_B4
AW23 M MAA_B5
AY26 M MAA_B6
AU26 M MAA_B7
AW27 M MAA_B8
AP18 M MAA_B10
AU27 M MAA_B11
AV27 M MAA_B12
AR15 M MAA_B13
AY28 >>> M_BG_CH1_1 12
AU28 >>> DDR_CH1_ACT_N 12

AL20
AY25 DDR_CH1_ALERT_N

AF34 >>> M_DQS_B_DN0 12
AK33 >>> M_DQS_B_DN1 12
AN33 >>> M_DQS_B_DN2 12
AN29 >>> M_DQS_B_DN3 12
AN13 >>> M_DQS_B_DN4 12
AR8 >>> M_DQS_B_DN5 12
AM8 >>> M_DQS_B_DN6 12
AG6 >>> M_DQS_B_DN7 12
AF35 >>> M_DQS_B_DP0 12
AL33 >>> M_DQS_B_DP1 12
AP33 >>> M_DQS_B_DP2 12
AN28 >>> M_DQS_B_DP3 12
AN12 >>> M_DQS_B_DP4 12
AP8 >>> M_DQS_B_DP5 12
AL8 >>> M_DQS_B_DP6 12
AG7 >>> M_DQS_B_DP7 12
AN25
AN26

AB40 DDR_VREF_CA >>> DDR_VREF_CA 11,12
AC40 DDR0_VREF_DQ >>> DDR0_VREF_DQ 11
AC39 DDR1_VREF_DQ >>> DDR1_VREF_DQ 12

DDR CH1 ALERT N

DDR VREF CA


CC1
0.01UF 25V X7R 0402

DDR0_VREF DQ

CC37
0.01UF 25V X7R 0402

DDR1_VREF DQ


CC39
0.01UF 25V X7R 0402




 映泰股份有限公司
BIOS STAR GROUP

Title CPU DDR3 CHANNEL B

Size B	Document Number	Rev 6.0
Date: Thursday, November 26, 2015		Sheet 7 of 42

H11K-MHS







Vinafix.com


BIOSTAR'S
PROPRIETARY
INFORMATION

Any unauthorized
use, reproduction,
duplication, or
disclosure of this
document will be
subject to the
applicable civil
and/or criminal
penalties.

		
映泰股份有限公司 BIOSTAR GROUP		
Title CPU GND		
Size B	Document Number IH11K-MHS	Rev 6.0
Date: Thursday, November 26, 2015	Sheet 10	of 42



PCH PART: Y+Reference



PCIe #20		X4	X2	Intel PCH Storage Device #3
PCIe #19		X4	X2	
PCIe #18	SATA #5	X4	X2	
PCIe #17	SATA #4	X4	X2	
PCIe #16	SATA #3	X4	X2	
PCIe #15	SATA #2	X4	X2	
PCIe #14	SATA #1	X4	X2	
PCIe #13	SATA #0	X4	X2	Intel PCH Storage Device #2
PCIe #12	GbE	X4	X2	
PCIe #11		X4	X2	Intel PCH Storage Device #1
PCIe #10	SATA #1	X4	X2	
PCIe #9	SATA #0	X4	X2	
PCIe #8		X4	X2	
PCIe #7		X4	X2	
PCIe #6		X4	X2	
PCIe #5	GbE	X4	X2	
USB3 #10	PCIe #4	X4	X2	
USB3 #9	PCIe #3	X4	X2	
USB3 #8	PCIe #2	X4	X2	
USB3 #7	PCIe #1	X4	X2	
USB3 #6		X4	X2	
USB3 #5		X4	X2	
USB3 #4		X4	X2	
USB3 #3	SSIC #2	X4	X2	
USB3 #2	SSIC #1	X4	X2	
USB3 #1 (Capable of OTG)		X4	X2	

Vinafix.com



映泰股份有限公司
BIOSSTAR GROUP

Title: **PCH DMI/PCIe/USB**

Size: B Document Number: **IH11K-MHS** Rev: 6.0

Date: Thursday, November 26, 2015 Sheet: 13 of 42

PCH PART: Y+Reference



GbE can be mapped into one of the PCIe Ports 4-5, Port 9, and Ports 12-13.


◇BIOSTAR'S PROPRIETARY INFORMATION◇

◇Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.◇




Title			
PCH CLINK/SATA/CPU HOST			
Size	Document Number	Rev	
B	IH11K-MHS	6.0	
Date:	Thursday, November 26, 2015	Sheet	14 of 42


HDA_SDO and HDA_BCLK matched within 500mils



SDO/SDI matched SCLK within 150mils
Max<=8'
Resistor:
Total length<4'=200mils
Total length>4'=1000mils





PCH PART: Y+Reference




Vinafix.com

♦ BIOSTAR'S PROPRIETARY INFORMATION
 ♦ Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.







VER0.60:REMOVE SATA EXPRESS CONN (PAGE14/16/17/24)



VER0.6: COST DOWN (CHANGE TO RN 8P4R) (PAGE17)



PTC CRYSTAL



RTL 8111H

PCIE X1

PCIE X1


PCIE X16



映泰股份有限公司
BIOSTAR GROUP

Title **PCH CLOCK BUFFER**

Size B Document Number **IH11K-MHS** Rev 6.0

Date: Thursday, November 26, 2015 Sheet 17 of 42








R1:
STUFF ONLY FOR MERGED XDP
UNSTUFF FOR NON_MERGED

VER0.6: COST DOWN (SHORT 0402) (PAGE8/11/12/16/19/23/33/39)





Title			PCH GND
Size	Document Number	IH11K-MHS	
B		Rev	6.0
Date:	Thursday, November 26, 2015	Sheet	19 of 42

SLOT PART: E+Reference



Vinafix.com

Power



Mode Configure Table(Power On Latch)


		POL1_SDA(PIN22)	
		0	1
POL2_SCL(PIN23)	0	X	EP MODE
	1	ROM ONLY MODE	EPPROM MODE






Embedded LDO

LDO_EN(PIN21)	
0	1
VCCK_V12 from External 1.2V	VCCK_V12 from Embedded LDO

Table 12 Power consumption by using embedded LDO and embedded clock source

Active Resolution / Standby	DP Config.	Min	Type	Max	Unit
1280x800x60(74.25-MHz)	1-Lane	-	400	450	mW
1600x900x60(103-MHz)	1-Lane	-	420	480	mW
1920x1080x60(148-MHz)	2-Lane	-	480	595	mW
Stand-by mode	-	-	7.5	8	mW






Vinafix.com

BIOSTAR'S PROPRIETARY INFORMATION

Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.


映泰股份有限公司 BIOSTAR GROUP	
DVI-I CONNECTOR	
Size B	Document Number
IH11K-MHS	
Date: Thursday, November 26, 2015	
Sheet 22 of 42	
Rev 6.0	



Power-On Strapping

	Symbol	Value	Description
JP1	DSW_EUP_SEL	1	EUP
Pin-24		0	DSW
JP2	WDT_EN	1	Disable WDT to reset PWROK
Pin-56		0	Enable WDT to reset PWROK
JP3	FAN_CTL_SEL	1	EC Index 63h/73h/7B/A3 is 80h
Pin-58		0	EC Index 63h/73h/7B/A3 is 00h
JP4	K8PWR_EN	1	Disable K8 Power Sequence
Pin-60		0	Enable K8 Power Sequence

FAN_CTRL2 not supported by JP3 FAN_CTL_SEL (EC index 6Bh default value always 80h)



映泰股份有限公司
BIOSTAR GROUP







Title
SIO IT8613E

Size
Document Number
IH11K-MHS

Date
Thursday, November 26, 2015

Sheet
23 of 42

Rev
6.0







VER0.65:NEW ADD SATA CONN (PAGE14/24)

VER0.60:REMOVE SATA EXPRESS CONN (PAGE14/16/17/24)


<https://vinafix.com/>

Title SATA EXPRESS			
Size B	Document Number IH11K-MHS		Rev 6.0
Date:	Thursday, November 26, 2015	Sheet 24 of 42	1




◆BIOSTAR'S PROPRIETARY INFORMATION◆



◆Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/criminal penalties.◆



映泰股份有限公司
BIOSTAR GROUP


Title		FRONT USB	
Size	Document Number	IH11K-MHS	
B		Rev	6.0
Date:	Thursday, November 26, 2015	Sheet	26 of 42






REAR AUDIO JACKS


VER0.6: COST DOWN (BEAD COLAY) (PAGE 29)



FRONT AUDIO HEADER




MIC VREF



SPDIF CONNECTOR

V0.66

<https://vinafix.com/>




Vinafix.com

BIOSTAR'S PROPRIETARY INFORMATION
Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.




映泰股份有限公司 BIOSTAR GROUP		
Title AUDIO CONNECTOR		
Size B	Document Number IH11K-MHS	Rev 6.0
Date: Thursday, November 26, 2015	Sheet 29	of 42



VER0.6:ACPI MODIFY BY KEVIN(PAGE30)




$$V_{out}=V_{ref} (1.25V) \times (1+R2/R1)=3.3125V$$



$$V_{out}=V_{ref} (1.25V) \times (1+R2/R1)=3.3125V$$










MEMORY PART:M+Reference




BIOSTAR'S PROPRIETARY
INFORMATION


Any unauthorized use,
reproduction, duplication, or
disclosure of this document will
be subject to the applicable civil
and/or criminal penalties.

 映泰股份有限公司 BIOSTAR GROUP	
Title	
Size B	
Document Number	
Date: Thursday, November 26, 2015	
Sheet 31 of 42	
Rev 6.0	
MEMORY DC-DC IH11K-MHS	




Use of DDR_VTT_CNTL to control VTT power gate is optional for additional power savings in Idle power states. If not used, VTT should be controlled by SLP_S3#



 映泰股份有限公司
BIOSSTAR GROUP
Title RESUME RESET LOGIC
Size B Document Number IH11K-MHS Rev 6.0
Date: Thursday, November 26, 2015 Sheet 33 of 42




WAKE ON RING




KEYBOARD & MOUSE

VER0.6:COST DOWN (POWER_JUSB4/POWER_JUSB5 COLAY) (PAGE25/34)



 映泰股份有限公司 BIOSSTAR GROUP		COM1 / PS2 CONN	
Title _____	Document Number IH11K-MHS		
Size Custom	Rev 6		
Date Thursday, November 26, 2015	Sheet 34	of 42	



<https://vinafix.com/>


Vinafix.com

◆ BIOSTAR'S PROPRIETARY INFORMATION ◆
Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties. ◆




Title FAN & PS2		
Size B	Document Number IH11K-MHS	Rev 6.0
Date:	Thursday, November 26, 2015	Sheet 35 of 42

FP PART: F+Reference






◆BIOSTAR'S PROPRIETARY INFORMATION◆
◆Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.◆



映泰股份有限公司
BIOSTAR GROUP

Title 24PIN CONN & FP		
Size Custom	Document Number IH11K-MHS	Rev 6.0
Date: Thursday, November 26, 2015	Sheet 36	of 42




<https://vinafix.com/>

◇BIOSTAR'S PROPRIETARY INFORMATION◇

◇Any unauthorized use, reproduction, duplication, or disclosure of this document will be subject to the applicable civil and/or criminal penalties.◇



Title			SPI ROM/RTC CRYSTAL/BAT	
Size	Document Number		IH11K-MHS	
B			Rev 6.0	
Date:	Thursday, November 26, 2015		Sheet	37 of 42



BIOSTAR'S PROPRIETARY
INFORMATION

Any unauthorized use,
reproduction, duplication, or
disclosure of this document will
be subject to the applicable civil
and/or criminal penalties.



Title		VCCIO/VCCSA DC-DC	
Size	Document Number	IH11K-MHS	
B		Rev 6.0	
Date:	Thursday, November 26, 2015	Sheet	38 of 42

Timing diagram showing the relationship between VR_VIDSOUT and VR_VIDCLK signals. The signals are connected to the VCCST/VCCSFR pin, which is also connected to a 1uF 6.3V X5R 0402 capacitor and ground.

VER0.60:CH

WAGE CPU POWER CONN TO 2*2 (PAGE.

VER0.65:PU1 core power change to +12V(PAGE39)

PWM Frequency= 400KHz

12VIN

12VIN

PR360 2.7K 1%

PC234 0.1UF 1%

PR362 2.7K 1%

PC235 0.1UF 1%

PR365 2.2 040

PR367 2.2 040

PC233 0.22UF 1%

```



FAULT : H --> BOOT 0.8V
CPU    : L --> BOOT FROM CPU

```


H_SKTOCC_N >> PR403







VER0.6: COST DOWN (CPU PWM CHANHE TO RT3606) (PAGE39/40/41)




VER0.65:PU1 core power change to +12V(PAGE39)







 映泰股份有限公司
BIOSTAR GROUP

Title BOM

Size B	Document Number	IH11K-MHS	Rev 6.0
Date:	Monday, November 30, 2015	Sheet 42 of 42	